Design Space Exploration of Binary Arithmetic Circuits and Design of Circuits for Alternative Arithmetic Systems
نویسندگان
چکیده
The purpose of this master's thesis was to explore the circuit design space (speed, area, power) of conventional binary arithmetic and to suggest improvements or alternatives to this arithmetic. The alternatives to the binary arithmetic focused on was the Signed-Digit (SD) number system, the Residue Number System (RNS) and the combination of these two systems (RNS+SD). The work resulted in new and more efficient RNS+SD circuits (modulo adders, multipliers and converters), and a design space mapping of many popular binary 2's-complement circuits. Sammanfattning Syftet med detta examensarbete var att utforska designrymden (hastighet, area, effekt) för kretsar för konventionell binär aritmetik och att föreslå förbättringar eller alternativ till denna aritmetik. Den alternativa aritmetik som främst utforskades var Signed-Digit (SD), Residue Number System (RNS) samt kombinationen av dessa två system (RNS+SD). Arbetet resulterade i nya och mer effektiva RNS+SD kretsar (modulo-adderare, multiplicerare och konverterare) och en kartläggning av designrymden för många populära binära 2-komplementskretsar. List of Appended Papers This master’s thesis is a summary of the following four papers. References to the papers will be made using the Roman numbers associated with the papers. I. Anders Lindström, Michael Nordseth and Lars Bengtsson, “0.13 μm CMOS Synthesis of Common Arithmetic Units”, Technical Report No. 03-11, Department of Computer Engineering, Chalmers University of Technology, August 2003. II. Anders Lindström, Michael Nordseth and Lars Bengtsson, “VHDL Library of Nonstandard Arithmetic Units”, Technical Report No. 03-01, Department of Computer Engineering, Chalmers University of Technology, August 2003. III. Anders Lindström, Michael Nordseth, Lars Bengtsson and Amos Omondi, “Arithmetic Circuits Combining Residue and Signed-Digit Representations”, in Proceedings of the Eighth Asia-Pacific Computer Systems Architecture Conference (ACSAC'2003) published by Springer-Verlag in Lecture Notes in Computer Science (LNCS) Vol. 2823, Aizu-Wakamatsu City, Japan, Sept. 2003. IV. Anders Lindström, Michael Nordseth, Lars Bengtsson and Amos Omondi, “Contributions to residuenumber-system/signed-digit arithmetic”, May 2003. Submitted for publication.
منابع مشابه
A High-Speed Dual-Bit Parallel Adder based on Carbon Nanotube FET technology for use in arithmetic units
In this paper, a Dual-Bit Parallel Adder (DBPA) based on minority function using Carbon-Nanotube Field-Effect Transistor (CNFET) is proposed. The possibility of having several threshold voltage (Vt) levels by CNFETs leading to wide use of them in designing of digital circuits. The main goal of designing proposed DBPA is to reduce critical path delay in adder circuits. The proposed design positi...
متن کاملHigh-Speed Ternary Half adder based on GNRFET
Superior electronic properties of graphene make it a substitute candidate for beyond-CMOSnanoelectronics in electronic devices such as the field-effect transistors (FETs), tunnel barriers, andquantum dots. The armchair-edge graphene nanoribbons (AGNRs), which have semiconductor behavior,are used to design the digital circuits. This paper presents a new design of ternary half a...
متن کاملOptimization of Quantum Cellular Automata Circuits by Genetic Algorithm
Quantum cellular automata (QCA) enables performing arithmetic and logic operations at the molecular scale. This nanotechnology promises high device density, low power consumption and high computational power. Unlike the CMOS technology where the ON and OFF states of the transistors represent binary information, in QCA, data is represented by the charge configuration. The primary and basic devic...
متن کاملDesign and evaluation of computer arithemetic based on carry-save and signed-digit redundant number representations
The continuing demand for technological advances while dealing with mutual constraining characteristics of digital systems as for instance lower feature size, lower power consumption, and lower compute latency drives a need for constant innovation. To further improve state-of-the-art digital hardware, thorough knowledge of computer arithmetic is needed. This thesis explores selected aspects of ...
متن کاملA Low Power Full Adder Cell based on Carbon Nanotube FET for Arithmetic Units
In this paper, a full adder cell based on majority function using Carbon-Nanotube Field-Effect Transistor (CNFET) technology is presented. CNFETs possess considerable features that lead to their wide usage in digital circuits design. For the design of the cell input capacitors and inverters are used. These kinds of design method cause a high degree of regularity and simplicity. The proposed des...
متن کامل